Thread Rating:
  • 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
A High-Speed Clockless Serial Link Transceiver-Electrical Project
01-23-2014, 09:01 AM,
A High-Speed Clockless Serial Link Transceiver-Electrical Project
We present a high-speed, clockless, serial link transceiver for inter-chip communication in asynchronous VLSI systems. Serial link transceivers achieve high offchip data rates by using multiplexing transmitters and demultiplexing receivers that interface parallel on-chip data paths with high-speed, serial off-chip buses. While synchronous transceivers commonly use multi-phase clocks to control the data multiplexing and demultiplexing, our clockless transceiver uses a token-ring architecture that eliminates
complex clock generation and synchronization circuitry.Furthermore, our clockless receiver dynamically self-adjusts its sampling rate to match the bit rate of the transmitter. Our SPICE simulations report that in a 0.18-m CMOS technology this transceiver design operates at up to 3-Gb/s and dissipates 77 mW of power with a 1.8-V supply voltage.

Keywords:-Electrical Engineering Project,Project Report,Final year Engineering Project report,High Speed Clock less Serial Link Project Report,Energy Consumption in Wireless.Electrical Engineering Thesis/Dissertation

Forum Jump:

Return to Top